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ABSTRACT
GPGPU architectures have become established as the domi-
nant parallelization and performance platform achieving ex-
ceptional popularization and empowering domains such as
regular algebra, machine learning, image detection and self-
driving cars. However, irregular applications struggle to fully
realize GPGPU performance as a result of control flow di-
vergence and memory divergence due to irregular memory
access patterns.
To ameliorate these issues, programmers are obligated to
carefully consider architecture features and devote significant
efforts to modify the algorithms with complex optimization
techniques, which shift programmers priorities yet struggle to
quell the shortcomings. We show that in graph-based GPGPU
irregular applications these inefficiencies prevail, yet we find
that it is possible to relax the strict relationship between
thread and data processed to empower new optimizations.
Based on this key idea, we propose the Irregular accesses
Reorder Unit (IRU), a novel hardware extension tightly in-
tegrated in the GPGPU pipeline. The IRU reorders data
processed by the threads on irregular accesses which signif-
icantly improves memory coalescing, and allows increased
performance and energy efficiency. Additionally, the IRU is
capable of filtering and merging duplicated irregular access
which further improves graph-based irregular applications.
Programmers can easily utilize the IRU with a simple API,
or compiler optimized generated code with the extended ISA
instructions provided.
We evaluate our proposal for state-of-the-art graph-based
algorithms and a wide selection of applications. Results show
that the IRU achieves a memory coalescing improvement of
1.32x and a 46% reduction in the overall traffic in the memory
hierarchy, which results in 1.33x and 13% improvement in
performance and energy savings respectively, while incurring
in a small 5.6% area overhead.
1. INTRODUCTION
Since its popularization over the last decade, GPGPU archi-
tectures have enabled a broad domain of new applications by
boosting regular algebra computations [3, 26], empowering
Big Data analytics [36] and deploying Machine Learning [42]
in numerous fields such as speech recognition [8], image de-
tection [22] and self-driving cars [19]. GPGPU architectures
excel at processing highly-parallelizable throughput oriented
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Figure 1: Memory Coalescing improvement achieved by
employing the IRU (1b) to reorder data elements that generate
irregular accesses versus a Baseline GPU (1a) execution.
applications, which exhibit regular execution and memory
access patterns. Applications well suited for GPGPU architec-
tures closely match these characteristics but others exhibiting
sparse or irregular memory accesses or branch divergence,
can show seriously hindered GPGPU efficiency [38]. Graph
processing algorithms can potentially benefit from the highly-
parallel GPGPU architectures. However, they process un-
structured and irregular data, which results in sparse and un-
predictable memory access patterns [32]. In addition, graph
processing shows extremely low computation to memory
access ratio [2], which further hinders the GPGPU efficiency.
To mitigate the aforementioned problems, GPGPU algo-
rithms have to carefully consider the underlying hardware
and adapt the algorithm to minimize branch divergence and
improve memory coalescing (i.e. collocated accesses to mem-
ory), among other performance optimizations [6, 33]. Graph
algorithms employ many such techniques, such as scan al-
gorithms [39] which are leveraged for data compaction [5]
that gathers data to be accessed sparsely into a compacted
data array improving data locality and memory coalescing.
While these techniques ameliorate the shortcomings of graph
processing and irregular access applications on GPGPU ar-
chitectures, they clearly shift the programmers effort from the
algorithm to a hardware conscious programming requiring
sound knowledge of it and hampering code portability.
GPGPU programming models such as CUDA employ
threads to exploit parallelism, each processing its own set of
data while synchronizing with the rest to perform complex
behaviors determined by the algorithm. The GPGPU pipeline
handles the execution of warps, i.e. groups of threads in
lock-step execution. The number of threads and the ability
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to coalesce the memory accesses within a warp are some
of the key factors that determine the utilization of the GPU
resources. The simplest way to exploit parallelism is to in-
stantiate as many threads as data elements to process and
directly assign each element to a given thread, as seen in
Figure 1a. For a regular program, this assignment is highly
effective at achieving good utilization of resources without
inefficiencies (e.g. vector addition, where each thread in a
warp processes consecutive data in memory achieving reg-
ular behavior). For programs that exhibit irregular memory
accesses this simple assignment might cause a degradation
in utilization, as the GPU is unable to achieve good memory
coalescing in a warp, and can result in poor data locality (e.g.
graph processing algorithms, where each thread processes a
given node of the graph and has to fetch its adjacent ones).
To ameliorate these issues, a more complex thread to data
assignment or additional preprocessing (e.g. reordering) can
be performed by the programmer, but at the cost of additional
algorithm complexity and computational cost.
We claim that GPGPU programming models impose re-
strictions that hinder full resource utilization of irregular ap-
plications for several reasons. First, irregular programs such
as graph processing algorithms consist of sparse and irregular
memory accesses which have poor data locality and result
in bad memory coalescing, producing intra-warp memory di-
vergence and reducing GPU efficiency significantly. Second,
these issues are, in the best of cases, hard to improve without
significant programmer effort to modify algorithms and data
structures in order to better utilize the underlying hardware,
which in some cases may not even be feasible and thus ef-
fectively limit the achievable performance of the application.
Ultimately the programmer has to take into consideration
ways to rearrange the data or change the mapping of data
elements to threads to achieve better memory coalescing and
higher GPU utilization, even if the relation of which threads
process what data might not even be a restriction imposed
by the algorithm, since the threads are primarily the means
to expose parallelism. Since the GPGPU architecture and
programming models are not designed to efficiently support
sparse irregular programs, we propose to extend the GPU
architecture to improve these workloads with a set of new in-
structions and their corresponding hardware support. We call
this hardware the Irregular accesses Reorder Unit (IRU). The
IRU is a small, very tightly integrated hardware in the GPU
which is used through a set of new ISA instructions which
ultimately can be used by the compiler or the programmer
through a simple high-level API.
Our key idea is to relax the strict relation between a thread
and the data that it processes. This allows the IRU to reorder
the data serviced to the threads, i.e. to decide at run-time
the mapping between threads and data elements to greatly
improve memory coalescing. Figure 1 shows conceptually
how the IRU assigns data to the threads and achieves an im-
provement on memory coalescing against the baseline GPU.
The IRU mapping improves the effectiveness of the memory
coalescing hardware and the L1 data cache, as it results in bet-
ter coalescing and locality, with subsequent improvements in
the entire memory hierarchy, resulting in higher GPU utiliza-
tion for irregular applications. In addition, the IRU performs
simple preprocessing on the data (i.e filtering repeated data),
which reduces useless resource utilization of the GPU and al-
lows for better utilization and further performance and energy
improvements. In conclusion, the IRU optimizes irregular
accesses requiring minimal support from programmers.
This paper focuses on improving the performance of ir-
regular applications, such as graph processing, on GPGPU
architectures. Its main contributions are the following:
• We characterize the degree of memory coalescing and
GPU utilization of modern graph-based applications.
Our analysis shows that memory coalescing can be as
high as 4 accesses per warp and GPU utilization as low
as 13.5%.
• We propose the IRU, a novel hardware unit integrated
in the GPGPU architecture which enables improved per-
formance of sparse and irregular accesses by reordering
data serviced to each thread. We further extend the IRU
to filter repeated elements in graph-based applications,
largely reducing GPU redundant workload.
• We propose an ISA extension and high-level API and
show how modern graph-based applications can easily
leverage the IRU hardware.
• Overall the GPU architecture with our IRU improves
memory coalescing by a factor of 1.32x and reduces the
overall memory hierarchy traffic by 46%, resulting in
1.33x and 13% speedup and energy savings respectively
for a diverse set of graph-based applications. The IRU
represents a small area overhead of 5.6%.
The remainder of this paper is organized as follows. Sec-
tion 2 reviews the challenges of irregular applications, in
particular graph processing, on GPGPU architectures. Sec-
tion 3 presents the architecture of the IRU, whereas Section 4
describes its API and usage for graph applications. Section 5
describes the evaluation methodology and Section 6 provides
the experimental results. Section 7 reviews relevant related
work and, finally, Section 8 sums up the main conclusions.
2. IRREGULAR APPLICATIONS ON GPU
ARCHITECTURES
GPGPU architectures are tailored for compute intensive
applications that feature regular execution and regular mem-
ory access patterns. Many applications fit these characteris-
tics which allow efficient utilization of the GPU resources
and high performance. GPU’s high IPC is enabled by its
Single-Instruction, Multiple-Threads (SIMT) pipeline, which
leverages the advantage of decoding a single instruction used
by multiple threads, each operating on different data. The
threads in a warp execute in a lock-step manner, and so to
completely utilize the Execution Units (EU) it is necessary
non-diverging, regular applications. Furthermore, to sustain
high IPC, significant memory bandwidth is required which is
accomplished with high Memory-Level Parallelism (MLP) by
leveraging warp-level coalescing and concurrent execution of
many threads, achieving a trade-off between increased mem-
ory bandwidth at the expenses of increased latency. Regular
applications experience regular, predictable memory access
patters that maximize memory coalescing and MLP.
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On the other hand, many applications that show a more ir-
regular behavior with unpredictable irregular memory access
patterns can also benefit from processing many independent
data in parallel. Yet, for these applications GPGPU archi-
tectures are unable to provide enough memory bandwidth
due to a huge portion of the threads generating uncoalesced
accesses. Performance is additionally hampered when all
EUs are not utilized due to divergent thread execution. A
memory instruction producing irregular accesses achieves
poor memory coalescing; since the accesses generated by the
threads in a single warp will likely not be collocated into the
same memory block, an individual memory request will have
to be issued for every uncoalesced thread, one per thread in
the worse case. In contrast, for a regular application, every
access generated by a thread in a warp will potentially be
coalesced, issuing a single memory request to the L1 cache.
Consequently, irregular application overhead is very signif-
icant, potentially up to 32x more memory requests (assuming
a typical warp size of 32 threads), which increases both uti-
lization of the LD/ST unit and instruction latency and puts
higher pressure on the L1 and the whole memory hierarchy.
In addition, every warp instruction requires more resources
to handle misses on L1, such as miss status holding registers
(MSHRs) and entries in the miss queue, a problem aggravated
by GPUs L1 small capacity ratio of cache lines per thread
compared to CPUs. All these factors combined increase sig-
nificantly the contention on the L1 and its miss ratio due to
conflict and capacity misses. Finally, the interconnection traf-
fic congestion increases, L2 observes similar problems to the
ones described for L1, and main memory accesses increase
as a consequence of increased L2 misses.
To reduce the overhead caused by irregular accesses, sig-
nificant changes have to be applied to the algorithm and
its data structures as to utilize more efficiently the GPU re-
sources. Generic optimization approaches include the use
of the shared memory present in the Streaming Multiproces-
sors (SM) of the GPU, which provide reduced latency and
allow banked accesses of uncoalesced accesses; while other
approaches favor merging kernels to reuse memory requests
while increasing use of registers and contention on registers
files. Graph algorithms use techniques such as data com-
paction using scan algorithms, which reduce sparse accesses
and improve locality by gathering sparse data in a compacted
data array; as well as load balancing techniques employed to
leverage threads that collaborate to reduce branch divergence
and improve memory coalescing.
Overall, irregular applications can and do benefit from
the high performance delivered by the huge parallelism of
GPU architectures, but the architecture has many pitfalls
when it comes to enabling high performance and utilization
of irregular algorithms. Significant programmer effort, code
complexity and underlying hardware knowledge is required
to create efficient GPU code for irregular applications such
as graph processing algorithms.
2.1 Graph Processing on GPGPU Architectures
Many problems in Machine Learning [28, 37] and Data
Analytics [44] are modeled using graphs which represent
relationships between the elements on a set of data. GPGPU
architectures enable fast parallel exploration and processing
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for i in range(0, N):
idx = edge_front[i]
out[i] = nodes[idx]
Figure 2: The graph edges frontier produces irregular ac-
cesses when accessing the nodes data in the graph.
of the nodes and connections (i.e. edges) of a graph. Nonethe-
less, graph exploration is low-computation intensive [2], un-
structured and irregular [29, 41] with sparse, irregular and
highly unpredictable access patterns due to the unpredictable
and irregular nature of the relationships expressed in a graph,
so proper GPGPU resource utilization is hard to achieve.
A typical GPGPU graph processing algorithm starts in a
given node and moves to adjacent nodes by traversing, or
processing, that node edges. At this point, a new frontier
(i.e. set of nodes or edges) is ready to be explored continuing
this process iteratively until the whole connected graph is
explored, or until the algorithm dictates it. Figure 2 shows
how this process unfolds in a given iteration; each element of
the edges frontier array (i.e. indices) points to the position to
access in the nodes array to fetch for the next frontier data and
continue the graph exploration. The pseudo-code shows the
type of irregular access performed on the nodes array, which
is an intrinsic part of graph exploration algorithms and a
cause of the previously mentioned inefficiencies. In this work
we focus on common graph algorithms, in particular push
implementations of Breadth-First Search (BFS) [31], Single-
Source Shortest Paths (SSSP) [10] and PageRank (PR) [14].
GPGPU graph processing adopts many strategies to amelio-
rate these inefficiencies. First, data structures that efficiently
represent the graph data in a compact manner using the Com-
pressed Sparse Row (CSR) [4] format. Second, to cut down
on sparse accesses, stream compaction algorithms [5] are
used to gather data in contiguous memory improving data
locality and coalescing. Finally, the connectivity in a dataset
is very irregular and unpredictable; some nodes might have a
very significant number of adjacent edges while others will
have few or none. This disparity leads to unbalanced process-
ing where some nodes require more processing, which results
in poor EU utilization and leads to low IPC. To counter this
issue, load balancing techniques [31] are used to leverage the
threads in warps and thread blocks to cooperatively process
data from the more processing demanding nodes.
Overall, while many techniques enable efficient GPGPU
graph processing execution, significant changes are required
to implement these optimizations and reduce the GPGPU
architecture shortcomings for irregular applications. Mod-
ern graph applications experience significantly bad memory
coalescing of 3.9 accesses per warp, and utilization is con-
sequently low reaching 13.5%. These numbers point out the
importance of improving the hardware support for irregular
applications and graph algorithms in GPGPU architectures.
3. IRREGULAR ACCESSES REORDER UNIT
In this section, we introduce the Irregular accesses Reorder
Unit (IRU), which improves performance of irregular work-
loads such as graph applications on GPGPU architectures.
We propose to extend the GPGPU with the IRU to reduce
the overheads caused by irregular accesses. The IRU is a com-
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(b) Irregular access code modifications.
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(d) Irregular accesses indices retrieval.
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(e) Divergence improvement of irregular accesses executed with the IRU reordered indices compared to the Baseline.
Figure 3: IRU integration with the GPU at different levels: architectural (a), program model (b) and execution (c,d,e). The
execution showcases how the program (b) works on the Baseline and the IRU operate with two warps and data from Figure 1.
pact and efficient hardware unit integrated into the Memory
Partition (MP) of the GPU architecture as seen in Figure 3a,
which incurs in very small energy and area overheads. The
IRU leverages the observation that GPU programs employ
threads as a mean to convey parallelism; they are in many
occasions independent of the data that they process. The main
goal of the IRU is to process the indices used to perform irreg-
ular accesses, reorder and redistribute them. The reordering
aggregates indices that access the same memory block and
services them to a requesting warp, improving the collocation
of irregular accesses and thus increasing memory coalescing.
In turn, the improved memory coalescing, reduces congestion
of the resources of the LD/ST unit, L1, interconnection, L2
and main memory is significantly reduced. In addition, the
reordering is performed across all the indices accessed by
all the SM, and so, collocating irregular accesses potentially
gathers data obtained by irregular accesses in a single or
fewer SMs, thus further reducing interconnection traffic and
L1 data thrashing. Figure 4 shows the average normalized
execution of a warp of a baseline GPU against one with the
IRU. The dark bar indicates the execution time until the load
processed and reordered by the IRU is serviced, while the
light bar shows the normalized time until finalization. The
overhead incurred by the IRU servicing the load is more than
offset by the additional performance gained from the reduc-
tion of the overheads due to improved memory coalescing of
the targeted irregular access.
The IRU processes the indices of a target irregular instruc-
tion, with the objective to optimize its coalescing. Addi-
tionally, the elements processed contain more data than just
the indices, as mandated by the API described in Section 4.
0.0 0.2 0.4 0.6 0.8 1.0
Normalized execution time
IRU
Baseline
start-to-target-load target-load-to-end
Figure 4: Warp average normalized execution with and with-
out IRU. The dark bar indicates execution time until the target
load is serviced, and the light bar from service to finalization.
The IRU achieves speedups despite the overhead introduced.
While, these data are not used for the IRU coalescing logic,
since the indices remain the information that the IRU uti-
lizes to improve memory coalescing, it is responsible to fetch,
generate and reply to the SM the additional data.
3.1 GPU Integration
The IRU integration into the GPU is covered in Figure 3,
showing architectural 3a, programming 3b and execution 3c -
3e integration. The execution shows how the Baseline and
the IRU modified GPU programs in Figure 3b, operate with
the two warps and data from Figure 1.
The Baseline program performs a regular access À to
gather indices that are then used for an irregular access. The
IRU modified code performs the same operation but using
the IRU hardware with the load_iru operation Á, which is
a simple modification explored in Section 4. The baseline
code is executed by the GPU as follows. First, the two warps
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retrieve the indices performing regular accesses to the L1, as
seen in Figure 3d. Afterwards, Figure 3e shows how they
perform irregular accesses to the L1 with the retrieved indices
which, due to the high divergence, result in many accesses Â.
In contrast, the IRU program first introduces a configu-
ration step performed on the host, shown in Figure 3c, that
provides data of the irregular accesses to optimize. The
configuration required for this program consists of the base
address and data type of the irregular accessed data, and the
indices array and total number of irregular access. Further
IRU capabilities are enabled and used with optional param-
eters on overloaded functions, reviewed in Section 4. Af-
terwards, when the kernel execution starts, the IRU triggers
the prefetching of the indices from L2 and memory, which
are then autonomously reordered in the IRU hash. The IRU
activity is overlapped with the execution of the kernel, and
disabled when all the data is processed or if not used for the
kernel in execution.
Regular execution proceeds until encountering the load_iru
operation, at which point the warps retrieve the indices per-
forming requests directly to the IRU bypassing the L1, as
seen in Figure 3d. The IRU replies with reordered indices
either instantly, if they are ready, or otherwise after a timeout
to avoid starvation. Finally, the warps perform the irregu-
lar access that was the target of the optimization Ã. This
access is performed with the IRU reordered indices which
achieves reduced divergence performing less accesses than
the baseline program, as depicted in Figure 3e.
3.2 Hardware Overview and Processing
The internal pipelined hardware of the IRU is shown in
Figure 5a. It is composed of a number of blocks each with
specific purpose, simple logic and buffering of data. The
main purpose of the IRU, which is to reorder indices to im-
prove memory coalescing, is accomplished with the use of
a hash located inside the Reordering Hash block. Instead of
multiple private hashes, there is a single logical hash parti-
tioned among the IRUs. This motivates the inclusion of a
ring interconnection between the IRUs to forward the data to
the corresponding partition of the logical hash. We have ob-
served that the degree of memory coalescing is significantly
affected if each IRU hash is private and separated; which
would constrain IRUs reordering scope to data from a single
memory partition. Finally, requests are issued to the L2 to
exploit data locality among kernel executions. Alternatively,
requests can be configured to bypass L2, which could become
beneficial for streaming kernels that do not reuse the data.
The overall internal processing of the IRU is described in
Figure 5. The figure covers a general overview of the internal
IRU architecture and the detailed step by step working of the
most relevant components of the IRU covering: configuration
and prefetching (5b), data and requests retrieval (5c), ring
interconnection interaction (5d) and requests reply (5e).
3.2.1 Prefetching and Data Processing
The IRU Controller is first initialized from the Host by
executing the configure_iru function with the corresponding
data Ê. The Prefetcher later uses this information to deter-
mine the addresses to prefetch when the GPU kernel starts
executing Ë, then it begins issuing a limited number of on-
the-fly prefetches to avoid saturating memory bandwidth and
degrading performance. Each IRU only prefetches informa-
tion from its corresponding memory partition, in Figure 5, the
first four elements from main memory are fetched by IRU 0,
while the next four by IRU 1. When a reply comes back, the
retrieved data is stored in a FIFO queue to be later processed.
Afterwards, the Classifier block processes the prefetched
data Ì by splitting it into several smaller FIFO queues, an el-
ement per cycle per queue. The smaller FIFO queues contain
the elements that will be inserted in the hash or forwarded
through the interconnection. A hashing function of the ele-
ment is used to determine which hash entry it is mapped to
and, therefore, if it will access a local bank or must be sent
through the interconnection. Finally, the Data Processing
block retrieves elements from both the smaller FIFO queues
and the ring, prioritizing the latter, and forwards it to the
ring or inserts it to the local hash Í. On Figure 5e, the ele-
ments labeled A are inserted into the local hash, as they are
determined to access the same memory block.
Meanwhile, requests from the SMs can be received at
any time which are then processed by the Data Replier Î.
This request originates directly from the SM (i.e. bypassing
the L1) and are generated by the extended ISA load_iru
operations, that are responsible to retrieve the IRU processed
data. Their information is stored until enough data is available
to satisfy the request or until a timeout is reached.
3.2.2 Ring and Data Reply
Due to the partition of the reordering hash, the hash func-
tion of the elements fetched from a memory partition can
require that element to be inserted in another IRU partition.
The Ring Interconnection allows to receive and send elements
to the neighbor partitions at every cycle. In Figure 5d, the
elements labeled B are determined to correspond to another
IRU partition and so are inserted in the ring Ï. Meanwhile,
data from the neighbor partition is received (indices A and C
are determined to correspond to IRU 0) Ð.
Lastly, the elements corresponding to this IRU partition
are gathered from the ring and inserted into the reordering
hash. When the Data Replier detects a hash entry that is
complete, or enough data is available to reply a request, the
oldest request is replied back to the SMs with that entry
reordered elements Ñ, and the data is evicted from the hash.
The data used for the reply (four A) are the indices used for
the irregular access being optimized, but additionally more
data might be processed per element, in which case multiple
replies would be issued, at most two additional replies.
Additionally, a timeout is employed to avoid excessively
delaying a request. Once the timeout is reached, it then
fetches data from the hash with the best coalesced data entry
present, and replies once enough data is retrieved, effectively
trading-off worse coalescing for lower latency. Additionally,
simple control logic is added to the SM and IRU partitions
to handle balancing issues (i.e between request and entries
ready), each SM distributes the requests evenly across the
different IRU in the memory partitions, and requests can be
replied by IRU partitions other than the original. Finally,
when no more data is left to be inserted into the IRU, the
Data Replier replies to the SM by merging the remaining
hash entries which might not be full. These entries selection
5
Memory Partition
   IRU
to icnt
 to L2
 to neighbor
Main Memory (GDDR5)
L2 Cache Memory Controller
Prefetcher Classifier
Ring Interconnect
Data
Processing
Data
Replier
Reordering
HashIRU
Controller
Edge
Frontier A A B B A C B A
(a) Overview of the IRU internal pipelined architecture.
IRU #0  
R. Hash
IRU
Controller
Prefetcher
@ frontier
D. Replier
Ring
Config from Host
Prefetch
indices
from L2
Ê
Ë
(b) Configuration and Prefetch.
IRU #0  
R. Hash
A A
IRU
Controller
Prefetcher
@ frontier
@ frontier+32
D. Replier
Warp0 / SM0
RingA A B B
Request from SM
Reply
from L2 Ì
Í
Î
(c) Data and Request retrieval.
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Figure 5: Architecture and the internal processing performed by the IRU. The indices in memory (from Figure 1) are processed
by two IRU partitions (IRU 0 shown), which is later replied to a request coming from Warp 0 in SM 0.
avoids splitting a hash entry between two replies, which
would consequently impact memory coalescing.
3.3 Reordering Hash
The Reordering Hash drives the IRU, it contains a physical
partition of the global logical hash, which is direct mapped
and multi-banked. Each entry holds up to 32 elements that
are inserted into the entry in subsequent locations at every
hash insertion.Furthermore, the hash function key that points
to an entry is generated from the value being inserted into the
hash entry. The computation of the hash function collocates
in a single hash entry the elements that will generate memory
fetches that target the same memory block, which provides
the memory coalescing improvement achieved with the IRU.
Unlike a regular hash, an insertion allows to insert elements
into a hash entry even if the tag does not match. The inherent
drawback of this decision is that the elements that a hash
entry collocates might actually not access the same memory
block, and thus the memory coalescing that it can achieve
will not be optimal. Nonetheless, this design decision largely
reduces hardware complexity which avoids handling conflicts
that would have the conflicting elements gathered and replied
back to the SM without achieving any improved coalescing.
Furthermore, a good dispersion hash function and properly
sized hash tables limits the amount of conflicts and contains
the negative impact on memory coalescing. Ultimately, when
an entry is completely filled with 32 elements, no more data
can be inserted to it. At this point, it has 32 collocated el-
ements that potentially will access the same memory block
when the program uses them to perform an irregular access,
unless there were conflicts. Note that some of these conflict-
ing elements might collocate among themselves, thus not
impairing memory coalescing as severely.
Some API operations described in Section 4 require ad-
ditional comparators or adders be used in a hash insertion.
The additional data that the elements might have is processed
by this hardware, which effectively merges or filters an ele-
ment present in the hash with the one being inserted. Since
this operations will filter out elements, some threads that re-
quested data will not receive any, which is handled by the
Data Replier and exposed to the programmer with the API.
4. IRU PROGRAMMABILITY
Ease of programability is a highly important aspect when it
comes to writing efficient parallel programs, reason for which
toolkits such as CUDA are very successful. As explored in
Section 2, efficient irregular programs require complex opti-
mization techniques. The IRU has been designed to be easily
integrated and programmable. The IRU extends the GPGPU
ISA to support memory load operations that fetch data from
the IRU, which require small changes to the pipeline to de-
code these instructions and changes to the LD/ST unit to
route these requests to the IRU. To avoid directly using ISA
instructions we provide a simple API easily integrated in
CUDA kernels. Furthermore, since the changes to the code
are minimal, a compiler that supports the ISA extensions can
generate the instrumented code, freeing the programmer from
performing the optimization effort and delivering a more
efficient GPGPU architecture for irregular applications.
IRU’s main optimization is the reordering of indices fetched
from memory that are used for irregular accesses. This op-
timization is based on the premise that the data assigned to
the threads is independent of what thread is processing it.
Consequently, to be able to correctly utilize the IRU for this
optimization, the programmer has to guarantee that the re-
ordering can be applied correctly as other data or accesses
might have to be done with the new order achieved. The API
provides additional functionality to facilitate this guarantee.
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Figure 6: IRU processing of two arrays with filtering en-
abled. The edges is the indexing array, while the weight is
the secondary array. The filtering operation is an addition.
The baseline functionality provided by the API and IRU
hardware supports reorder of an array of 24-bit indices. Ad-
ditionally, a secondary 32-bit array can be processed simulta-
neously, yet the reordering is based on the indices array as to
improve the coalescing achieved when performing an irreg-
ular access. The data (i.e. index and entry in the secondary
array) provided to the threads is reordered applying the same
reordering to both indices and secondary array, maintaining
the original pair of index and secondary data. Figure 6 shows
how the input data, first two rows, is reordered in the output
data, last two rows. The reordering is based on the array
of indices, the edge frontier, and every edge is kept with its
corresponding weight. This secondary array can be used to
process attributes or extra data of the elements being pro-
cessed. It might be the case that more than a single additional
array has to be processed. In this case, the reordering oper-
ation can return in which position in the original array the
reordered element was located. This is indicated in Figure 6
by the sub-index of the edge frontier, showing the position
in the original array. This position value can be used to fetch
any additional attributes required.
Graph-based algorithms process several nodes and edges
simultaneously. For this reason, it is common that several
edges lead to the same destination node which causes redun-
dant work. This additional work is usually benign as the
program implements filtering techniques, which are effective
yet computationally costly due to synchronization require-
ments. To aid the program with this additional workload,
the IRU is extended to provide filtering or merging of ele-
ments (i.e. pair of index and attribute). The IRU can easily
detect duplicated indices that are processed simultaneously
and so it can remove them or might perform some operation
to merge both elements. The operations supported by the IRU
are integer comparison and floating point addition. Figure 6
shows the merging of two indices into one on the output data
by adding their attributes in the secondary array. Filtering
out elements causes some threads to not receive data, and
so we extend the API to indicate if a given thread data has
been filtered out. IRU groups the disabled threads in warps
rather than preparing replies to warps with reordered data and
disabled threads, this approach allows to minimize branch
divergence, remove redundant work and improve IPC.
The API seen in Figure 7 provides two main functions:
con f igure_iru, used from the host to configure the IRU, and
load_iru, used inside the CUDA kernel to retrieve reordered
data from the IRU. At the start of kernel execution, the con-
figure function is called to provide all the parameters of the
data that will be processed. The required parameters are: tar-
get array base address and data type width, both parameters
used to configure the offset to be applied to the indices as to
compute the coalescing required; the indices array is required
too, which is the main data reordered; and finally, the number
of elements in the indices array. Optional parameters include
the additional secondary array, reordered together with the
indices array, and the optional filtering operation performed.
1 void configure_iru (
2 addr_t target_array ,
3 size_t target_array_data_type_size ,
4 addr_t indices_array ,
5 addr_t secondary_array ,
6 size_t number_elements ,
7 filter_op_t filter_op );
8
9 __device__ bool load_iru (
10 addr_t &indices_array ,
11 addr_t &secondary_array ,
12 uint32_t &position );
Figure 7: API overloaded function declarations.
4.1 IRU enabled Graph Applications
All the previously described functionalities enable the in-
strumentation of state-of-the-art implementation of graph-
based algorithms such as BFS, SSSP and PR. Although we
use push graph implementations, the IRU is not specifically
targeting push or pull. The ease of use of our API allows
very simple instrumentation an minimal code changes while
providing efficient memory coalescing improvements. The
following examples show how the load_iru can be used from
within GPGPU kernels easily replacing existing code.
1 __global__ void BFS_Contract (...) {
2 int pos = blockDim.x * blockIdx.x +
3 threadIdx.x;
4 if (pos < number_elements) {
5 int edge;
6
7 #ifdef NOT_INSTRUMENTED
8 edge = edge_frontier[pos];
9 #elif USE_IRU
10 load_iru(edge);
11 #endif
12
13 // more computation ...
14 label[edge] = distance;
15 }
16 }
Figure 8: Simple instrumentation of a BFS algorithm Kernel
using the API of the IRU.
The basic functionality of the IRU is a good fit for the BFS
algorithm as illustrated in Figure 8. The indices found in
the edge_ f rontier array are used to access the label array,
resulting in irregular memory accesses and poor memory
coalescing. The programmer can easily replace the previous
instruction with the load_iru operation to obtain the indices
in such a way that memory coalescing is improved and thus
overall performance improves.
The SSSP algorithm processes additional data per element;
each edge has an associated weight value. Figure 9 shows
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1 __global__ void SSSP_Compaction (...) {
2 int pos = blockDim.x * blockIdx.x +
3 threadIdx.x;
4 if (pos < number_elements) {
5 int edge , weight;
6
7 #ifdef NOT_INSTRUMENTED
8 edge = edge_frontier[pos];
9 weight = weight_frontier[pos];
10 #elif USE_IRU
11 load_iru(edge , weight , pos);
12 #endif
13
14 int previous =
15 atomicMin (&label[edge], weight);
16 if (previous > weight)
17 lookup[edge] = pos;
18 }
19 }
Figure 9: Simple instrumentation of a SSSP algorithm Kernel
using the API of the IRU.
how load_iru can handle the use of an additional array, while
also retrieving the original position of the reordered element
in the pos variable. Note that the algorithm requires the pos
variable to be correctly updated with the reordered element in
line 17, which is easily accomplished with our API extension.
1 __global__ void PR_Contract (...) {
2 int pos = blockDim.x * blockIdx.x +
3 threadIdx.x;
4 if (pos < number_elements) {
5 int edge;
6 float weight;
7 bool active_thread = true;
8
9 #ifdef NOT_INSTRUMENTED
10 edge = edge_frontier[pos];
11 weight = weight_frontier[pos];
12 #elif USE_IRU
13 active_thread = load_iru(edge , weight);
14 #endif
15
16 if (active_thread)
17 atomicAdd (&label[edge], weight);
18 }
19 }
Figure 10: Simple instrumentation of a PageRank algorithm
Kernel using the API of the IRU.
Finally, the PageRank kernel shown in Figure 10 performs
additions of the elements’ weights into the label array. Uti-
lizing the filtering/merge functionality of the IRU, an initial
addition can be performed while the elements are being pro-
cessed in the IRU, which allows to disable merged out threads.
The load_iru function returns whether or not the thread has
a valid element or if it has been merged out; the value in a
retrieved element’s weight has the sum of those weight of the
same edge. Note that the filtering is not complete as it merges
only elements found concurrently on the IRU, yet it manages
to filter a significant amount of duplicated elements. Overall,
this extension allows reducing the workload of the kernel, in
this case, reducing the number of atomicAdd required.
5. EVALUATION METHODOLOGY
We have implemented the IRU architecture in GPGPU-
Sim [1]. To properly integrate the IRU into the GPGPU
simulator we modified the decoding to add our new instruc-
tions to the ISA, as well as incorporating small modifications
to the LD/ST unit to handle the new instructions.
Table 1: IRU hardware requirements per partition.
Component Requirements
Requests Buffer 2 KB
Prefetcher Buffer 1.7 KB
Classifier Buffer 1.2 KB
Ring Buffer 2.8 KB
Hash Data 80 KB
Each partition of the IRU uses a 2 KB FIFO to buffer warp
requests, 1.7 KB buffering of prefetching data for 8 on-the-fly
simultaneous prefetches. A buffer of 1.2 KB is used internally
in the Classifier block to determine the data destination. The
ring requires a total of 2.8 KB space for buffering. The main
component of the IRU is the hash, which is a direct mapping
hash table with 1024 sets, split in 4 physical partitions. Each
IRU partition is 2-way banked and holds 256 sets which
amount to a total of 80 KB, significantly smaller than the 512
KB of the L2 partition. Table 1 summarizes the components
of an IRU partition. Since the IRU is mostly comprised of
SRAM elements without complex logic or execution unit we
model area and energy consumption using CACTI [27] with
a node technology of 32 nm.
GPGPU performance is modeled with GPGPU-Sim [1]
and energy consumption and area with GPUWattch [24],
both simulators are configured with the parameters shown in
Table 2 to model our target GPU, an NVIDIA GTX 980.
Table 2: GPGPU-Sim High-Performance GTX980.
Characteristic Configuration
GPU, Frequency NVIDIA GTX 980, 1.27GHz
Streaming Multiproc. 16 (2048 threads), Maxwell
L1, L2 caches 32 KB, 2 MB. 128 B lines
L1, L2 MSHRs 32/32 assoc, 8/4-merge.
Memory Partitions 4 (4 channel GDDR5)
Main Memory 4 GB GDDR5, 224 GB/s
To evaluate our proposal we use state-of-the-art GPGPU
implementations of BFS [31], SSSP [10], and PageRank [14]
graph algorithms evaluated with benchmarks datasets, shown
in Table 3, collected from well-known repositories of research
graph datasets [11,12]. These graphs are representative of dif-
ferent application domains with varied sizes, characteristics
and degrees of connectivity.
6. EXPERIMENTAL RESULTS
In this section, we analyze how the memory hierarchy con-
tention is reduced, the reduction of interconnection traffic,
the improvement on memory coalescing, the IRU filtering
capabilities, and the overall performance and energy improve-
ment of our proposed GPU system with the IRU with respect
to the baseline GPU. Our workloads are the graph algorithms
BFS, SSSP and PR, that are run for a set of diverse graphs
shown in Table 3.
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Table 3: Benchmark graph datasets.
Graph Name Description Nodes (103) Edges (106) Avg. Degree
ca [11] California road network 710 3.48 9.8
cond [11] Collaboration network, arxiv.org 40 0.35 17.4
delaunay [12] Delaunay triangulation 524 3.4 12
human [11] Human gene regulatory network 22 24.6 2214
kron [12] Graph500, Synthetic Graph 262 21 156
msdoor [11] Mesh of 3D object 415 20.2 97.3
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Figure 11: Normalized accesses to L1 and L2 caches of the IRU enabled GPU system against the Baseline GPU system.
Significant reductions are achieved across BFS, SSSP and PR graph algorithms and every dataset.
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Figure 12: Normalized interconnection traffic between SM and MP of the IRU enabled GPU system against the Baseline GPU
system. Significant reductions are achieved across BFS, SSSP and PR graph algorithms and every dataset.
6.1 Memory Pressure Reduction
IRU’s main functionality is to reorder irregular accesses
improving their memory coalescing and, as a consequence,
reducing the overall contention in the memory hierarchy.
Figure 11 shows how the IRU consistently reduces accesses
and contention on both L1 and L2 across all graph algorithms
and datasets. Accesses to L1 and L2 are reduced to as low
as 35% and 36% for the cond benchmark on BFS and PR
respectively, and overall accesses are reduced to 67% and
56% of the original L1 and L2 accesses on average.
This important reduction comes from several factors. First,
the IRU reordering of irregular accesses improves coalesc-
ing which reduces the accesses to L1. Second, IRU reorders
requests across SMs so it helps to collocate accesses of a
particular memory block to a single SM, avoiding data repli-
cation across L1 data caches, resulting in improved hit ratios.
Third, overall reduced accesses to L1 reduce capacity and
conflict misses improving data thrashing and consequently
reducing L2 accesses. Finally, IRU filtering further reduces
accesses by removing or merging duplicated elements already
processed in the IRU, which will not contribute to additional
accesses unlike in the baseline.
L2 accesses reduction is greater than in L1 in some bench-
marks for SSSP and PR graph algorithms. A significant
amount of the indices reordered by the IRU on SSSP and PR
are used for irregular accesses performed by atomic instruc-
tions. GPGPU-Sim models incoherent L1 caches; atomic
operations bypass the L1 and are handled at the L2 on the
corresponding memory partition. IRU coalescing and filter-
ing improvement for these operations does not reduce L1
accesses but L2 accesses, explaining the bigger reduction
in L2 accesses compared to L1 for SSSP and PR. Note that
atomic operations within a warp are coalesced as long as
different threads in it access different parts of the cache line.
We have also analyzed the impact of the IRU in the Network-
on-Chip (NoC) that interconnects the Streaming Multipro-
cessors (SM) with the Memory Partitions (MP). Figure 12
shows the normalized traffic in the NoC. As it can be seen,
the IRU consistently reduces interconnection traffic across all
graph algorithms and datasets. Traffic between SM and MP
is reduced to as low as 23% for the human benchmark on PR,
overall achieving a reduction to 54% of the original intercon-
nection traffic. This reduction is due to several factors. First,
the improved memory coalescing results in a more efficient
use of the L1 data cache, significantly reducing the number
of misses. Second, filtering also contributes to lower L2 ac-
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Figure 13: Normalized execution time and energy consumption reduction of the IRU enabled GPU with respect to the baseline
GPU system. Significant speedups and energy savings achieved across BFS, SSSP and PR graph algorithms and every dataset.
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Figure 14: Improvement in memory coalescing achieved with
the IRU over the Baseline GPU system. Vertical axis shows
the number of memory requests sent to the L1 cache on
average per each memory instruction, i.e. how many memory
requests are required to serve the 32 threads in a warp.
cesses which reduces interconnection contention. Finally,
the extended ISA instructions used on a load_iru operation
allow reduced traffic by issuing a single request to the IRU
that receives two replies (up to three replies), whereas the
baseline GPU would have issued two requests and two replies
in order to gather data in different frontiers.
Figure 14 shows the improvement in memory coalescing
delivered by the IRU. A higher coalescing number indicates
that more accesses are needed to serve each warp memory
request, with a maximum of 32 accesses per request, and a
minimum of 1 access in the best scenario. The IRU improves
the overall memory coalescing for every graph algorithm
from 4 to 3 accesses per memory requests on average, re-
quiring one fewer access per request. This improvement is
remarkably good given that the filtering schemes that some of
the algorithms employ, combined with the filtering applied by
the IRU, reduces the potential of coalescing in some degree,
since filtering removes some duplicated elements. In spite
of that, overall memory coalescing is significantly improved,
reducing the pressure on the memory hierarchy.
Finally, main memory accesses are reduced by 4% due to
reduced L2 misses as a result of reduced accesses. Overall,
reordering and filtering techniques allow the IRU to deliver
very significant improvements in memory coalescing and
reduce contention in every memory hierarchy component.
6.2 Filtering Effectiveness
The IRU hardware provides filtering capabilities without
complex additional hardware. Figure 15 shows the percentage
of elements (i.e. indices with their adjacent data) processed
by the IRU which are filtered out or merged. We apply the
filtering to both SSSP and PR. On average, 48.5% of the
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Figure 15: Filtered percentage of elements processed by the
IRU in our IRU enabled GPU system. The IRU achieves
significant filtering effectiveness across all graph algorithms.
elements are filtered by the IRU. This rather high percentage
does not directly indicate that a similar amount of accesses
to memory are discarded, yet it contributes on top of the IRU
reordering improvement. This situation is explained due to
its interaction with software graph filtering schemes. Some
of the kernels instrumented already employ filtering schemes
in their code, typical in graph-based applications, thus the fil-
tering not always contribute significantly in memory accesses
reduction. Yet, it efficiently filters elements avoiding eval-
uating the more costly software filtering schemes of graph
algorithms, which improves overall performance.
6.3 Performance Evaluation
IRU provides performance improvement across all algo-
rithms and benchmarks, as seen in Figure 13. On average the
IRU achieves a speedup of 1.33x, with average speedups of
1.16x, 1.14x and 1.40x for BFS, SSSP and PR respectively.
PR experiences higher speedups due to significantly larger re-
duction of L2 accesses due to the IRU filtering, which merges
data and avoids costly atomic L2 accesses. SSSP achieves
the lowest speedup due to lower filtering effectiveness.
Overall, performance improvements come from two sources.
First, the improved memory coalescing due to the IRU re-
ordering of indices used for irregular accesses, which reduces
contention on the memory hierarchy. Second, the IRU filter-
ing and merging that enables further reduction of accesses
and redundant use of the Execution Units of the GPU.
6.4 Energy Evaluation
Figure 13 also shows the energy savings achieved with
the IRU, which are significant across all graphs and datasets.
On average, the IRU achieves an energy reduction of 13%,
with reductions of 17%, 5% and 15% for BFS, SSSP and
PR respectively. Energy savings are more limited than per-
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formance improvements since the IRU greatly reduces L1
and L2 accesses but achieves a more modest reduction of
main memory accesses, main memory representing a very
significant portion of the total energy consumed. The IRU
energy overhead represents a small 0.5% of the final energy.
Overall, energy savings are obtained from several sources.
First, the reduced accesses to L1 and L2 and contention
to the memory hierarchy. Second, the reduced execution
time cuts down on the static power and thus, the overall
energy consumption of the GPU system. Third, the energy
efficient IRU which enables the reduction in accesses and
contention, and allows more efficient filtering than the costly
filtering employed by the graph applications. Finally, the
IRU reordering leads to a reduction in main memory accesses
which contributes to the achieved energy reduction.
6.5 Area Evaluation
Our evaluation of the IRU energy and area estimations
indicate that the IRU requires a total of 23.9 mm2 when
adding up all the 4 partitions of our GPU system with a
GTX980, each partition being 5.98 mm2. The entire IRU
represents 5.6% of the total GPU area. Overall, the IRU
is a very compact and efficient hardware which manages
to deliver significant performance and energy savings with
minimal area requirements.
7. RELATED WORK
Irregular programs on GPGPU architectures face many
challenges that often result in low GPU utilization and poor
performance. Several previous works have thoroughly an-
alyzed the causes of these inefficiencies, that boil down
to control flow divergence and memory accesses irregular-
ity [6,29,33,41]. Nonetheless, if these issues are overcome, ir-
regular applications can greatly benefit of the high parallelism
that GPU architectures offer. Consequently, over the recent
years several works have approached the topic of efficient
and improved irregular programs on GPGPU architectures.
Some solutions approach the branch divergence issue by
providing load balancing solutions [20,31] to improve utiliza-
tion of execution units, by cooperatively processing data over
thread warps and thread blocks, yet adding complexity to the
algorithm. Others provide a more transparent architectural
approach at remapping threads over warps to improve branch
divergence [13]. Some memory divergence approaches pro-
pose modifying software data structures [15, 32, 40]. Many
specialized works have focused on GPU execution of irreg-
ular Sparse Matrix Vector Multiplication (SpMV) and Ma-
trix Matrix Multiplication (GEMM) by proposing software
approaches that reorder the matrices dataset [34], and algo-
rithms tailored for specific matrix data characteristics [35].
The majority of these works propose software methods re-
quiring extensive programming effort to change algorithm
behavior and data structures, profound hardware knowledge
or exploiting application characteristics. In contrast, our
IRU solution requires very lightweight changes of the algo-
rithms and does not require profound knowledge of the inner
working of the GPU memory hierarchy to improve memory
coalescing and resolve contention issues.
Other approaches explore microarchitectural improvements
transparent to the programmer, or or with some involvement
to achieve the desired result. Extensive research has been
done on flexible cache solutions [16, 23, 25] that realize the
different accesses granularity of irregular memory accesses
and propose dynamic cache organizations that adapt for fine-
grained and coarse-grained accesses, improving L1 cache
utilization and reducing contention. The same contention
reduction objective is pursued by other works by resorting
to cache bypassing mechanisms [7]. Other works propose
hybrid software and hardware approaches that enable data
dependent aware dynamic scheduling [43]. Finally, works
such as D2MA [18] and Stash [21] set to provide mechanisms
to manage global data allocation to shared memory with the
objective to increase capacity close to the cores and improve
memory hierarchy and overall performance. The aforemen-
tioned works leverage hardware solutions that work around
or ameliorate the consequences of low memory coalescing
by providing mechanisms to lower memory contention. In
contrast, our IRU provides tools to amend the cause, not the
consequence, of the high memory contention which is poor
memory coalescing that leads to high memory contention.
Our approach reduces divergence still present for global ac-
cesses performed with scratchpad managing mechanisms.
Intermediate approaches have explored extending the GPU
architecture with custom purpose hardware units. SCU [38]
proposes a programmable GPU hardware extension for graph
processing that is tailored to stream compaction operations
required for graph processing. Meanwhile, the GPU is em-
ployed to execute the graph processing workload part that
is most well suited for, achieving significant performance
improvements. In comparison, the IRU is a more flexible
extension, with a more generic and reusable API not tailor
made to improve a particular problem (i.e stream compaction
operations) but general irregular accesses patterns. Further-
more, the SCU requires significant changes in the application,
since entire CUDA kernels are replaced by calls to the SCU
whereas other kernels must be adapted. Our solution requires
minor changes to the application as described in Section 4.
Finally, many works propose to replace entirely the GPU
with special purpose accelerators custom-made for graph
processing which set aside the GPU due to fundamental limi-
tations of GPU irregular program execution and exploit deep
knowledge of graphs data structures to propose near data pro-
cessing approaches. Proposals include standalone approaches
such as TuNao [45], Dram based Graphicionado [17], PIM-
based GraphH [9] or GraphQ [46] and SSD based approaches
such as GraphSSD [30]. In contrast, our IRU solution lever-
ages the popularity of GPU architectures and provides generic
solutions that bring the performance and efficiency of GPU
architectures for low performing irregular programs.
8. CONCLUSIONS
In this paper we propose the Irregular accesses Reorder
Unit (IRU), a GPU extension that improves performance and
energy efficiency of irregular applications. Efficient execu-
tion of irregular applications on GPU architectures is chal-
lenging due to low utilization and poor memory coalescing,
which force programmers to carry out complex code opti-
mization techniques to achieve high performance. The IRU is
a novel hardware unit that delivers improved performance of
irregular applications by reordering data serviced to threads.
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This reordering is enabled by relaxing the strict relationship
between threads and data processed. We further extend the
IRU to filter out and merge repeated elements while per-
forming the reordering, this results in increased performance
by largely reducing redundant GPU workload. The IRU re-
ordering and filtering optimization delivers 1.32x improved
memory coalescing, significantly reducing by 46% the traffic
in the memory hierarchy. Our IRU augmented GPU system
achieves on average 1.33x speedup and 13% energy savings
for a diverse set of graph-based applications and datasets,
while incurring in a small 5.6% area overhead.
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